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Original scientific research 
The proposed PWM switch modelling technique is a simple method for modelling push-pull based single phase inverters operating in continuous conduction 
mode. In the design process of converters it is desirable to assess as many critical design parameters and parasitic effects by simulation as possible, since the 
control is hard to tune after fabrication. The main advantage of this method is its versatility and simple implementation. Furthermore, the introduced model also 
includes parasitic elements of the components to better estimate the converter behaviour. The resulting circuit is a time averaged model where all currents and 
voltages correspond to their averaged values. The validity of this model is verified by the given experimental results for a specified design example. This 
modelling technique helps to design the inverter effectively and better choosing the controller component values to achieve a good dynamic response. Finally, 
current mode controlled push-pull converter is simulated and compared with proposed modelling technique where a good accordance between them is 
revealed. Simulation analysis is done by Matlab 9 and Psim 6 software. The overall modelling estimation error was lower than 5 %.   
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Modeliranje slabog signala i implementacija pretvarača zasnovanog na push-pull osnovi s parazitskim elementima  
 
Izvorni znanstveni članak 
Predložena tehnika modeliranja PWM sklopke jednostavna je metoda za modeliranje jednofaznih push-pull pretvarača koji rade u kontinuiranom modu 
vodljivosti. U procesu projektiranja pretvarača poželjno je simulacijom procijeniti što veći broj kritičnih parametara dizajna i parazitskih efekata, jer je 
regulaciju teško podesiti nakon izrade. Glavna prednost ove metode je njezina svestranost i jednostavna implementacija. Nadalje, predloženi model 
također uključuje i parazitske elemente komponenti kako bi se bolje procijenilo ponašanje pretvarača. Rezultirajući strujni krug je model u kojem sve 
vrste struje i naponi odgovaraju njihovim prosječnim vrijednostima. Valjanost ovog modela provjerena je dobivenim eksperimentalnim rezultatima 
primjerka određenog dizajna. Ova tehnika modeliranja pomaže učinkovitom dizajniranju pretvarača i boljem odabiru vrijednosti kontrolnih komponenti za 
postizanje dobrog dinamičkog odziva. Konačno, simulira se funkcioniranje push-pull pretvarača i uspoređuje s predloženim načinom modeliranja te se 
pokazuje dobra podudarnost između njih. Analiza simulacije obavljena je pomoću softvera Matlab 9 i Psim 6. Ukupna pogreška u procjeni modeliranja 
bila je manja od 5 %.  
 




1 Introduction  
 
During the past decades, power electronic research 
has focused on the development of new families of 
inverter topologies used in portable applications. Power 
stages of PWM converters are highly nonlinear systems 
because they contain at least one transistor and diode, 
which operate as switches [1, 2].  
The converters normally require control circuits to 
regulate the dc output voltage against load and line 
variations. Main control aspects are frequency response, 
transient response, and stability. Linear control theory is 
well developed and may offer valuable tools for studying 
the dynamic performance of PWM converters. However, 
in order to apply this theory, nonlinear power stages of 
PWM converters should be averaged and linearized [3]. 
Circuit modelling helps the designer to control and 
manufacture the converter more effectively. Averaging is 
the most popular tool for modelling and simulation of 
switched circuits with a view to dc converters, both in the 
time and the frequency domains [4].  
Since the average model enables a simple small 
signal analysis, they play an irreplaceable role in the 
analysis of ac frequency responses of converters [5, 6]. 
There are two main techniques for switching converters 
averaged modelling: state space averaging (SSA) and 
switch network averaging (SNA) methods [7].  
The SSA method uses the state space description of 
dynamic systems to derive the small signal averaged 
equations and is based on analytical averaging of linear 
equivalent circuits for different states of a converter 
determined by the status of transistor and diode [8]. But 
the SSA method requires considerable matrix algebra 
manipulation and is sometimes tedious, especially when 
the converter circuit contains a large number of elements. 
Moreover, it provides little insight into the converter 
behaviour. This feature is incongruous especially for 
design engineers [9]. On the other hand, the circuit 
averaging method leads to linear circuit models which are 
relatively simple and provide good intuitive insight into 
converter behaviour. Then it can be used for deriving 
various transfer functions, step responses and is 
compatible with electronic circuit simulators. In addition, 
control loops for PWM converters can be designed by 
applying well known linear control techniques [10, 11]. 
This paper introduces a way to simplification and 
modelling of a two stage single phase inverter structure 
by averaging the switch network. In spite of other works 
that consider the switch network ideal, this work adds the 
parasitic elements of the switch network into modelling 
process. The dependent sources are used to model the 
ideal switching network and the law of energy 
conservation is used here to model the transistor internal 
resistance, diode forward resistance and its offset voltage. 
By replacing the switching network in a PWM converter 
by its small signal circuit, the entire power stage model is 
obtained. Finally the model is used to derive and simulate 
the small signal ac transfer functions of control-to-output 
( doVh − ), audio-success-ability ( iVoVh − ) and step 
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responses of the converter. iVoVh −  means the transfer 
function of the output to input voltage of the studied 
circuit. Finally, a current mode controlled push-pull 
converter is simulated and then is compared with 
proposed modelling technique, where the results were in 
accordance with each other exactly. Experimental results 
for a 100 W inverter reveal the validity and precision of 
the proposed method. 
 
2 Studied inverter structure   
 
The inverter overall structure is shown in Fig. 1. This 
inverter has two stages. FS1 and D1 are the switching 
frequency and duty cycle of block1, FS2 and D2 are for 
block2 respectively. First block uses an isolated push-pull 
converter to convert the input voltage VI (12 VDC) to 
middle output voltage V’o (312 VDC) and the second block 
composed of a full-bridge converter, inverts the middle 
voltage (V’o) to alternative rectangular output voltage 
across the load that is named by Vo (220 Vrms). 
 
 
Figure 1 The proposed inverter overall structure 
 
Fig. 2 shows the schematic of inverter blocks. 
 
 
Figure 2 Schematic of proposed inverter 
 
Output voltage waveform is depicted in Fig. 3. 
 
 
Figure 3 Output voltage waveform 
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Eq. (2) shows If D2=0,5 then Vo would be 220 Vrms. 
 
.50V 220V 312 2rms ,DV,'V oo =⇒==                       (2) 
 
By considering the power equality law, the resistance 

















V'PP ==⇒=⇒=                 (3) 
 
Two primary winding turns of the push-pull 
transformer are the same and have opposite direction. 
Then by little circuit manipulation one can make the 
converter simpler as illustrated in Fig. 4. 
 
 
Figure 4 Simplified circuit of block1 converter 
 
In this case switching frequency of transistor is 
double of the previous value (f’S = fS). Then by moving 




Figure 5 Simplification of Fig. 4 by transformer elimination 
 
3 Averaged switch network modelling 
 
Averaged switch method against the state space one 
is performable only on the switch network. Fig. 6 shows 
the single ended two switch network of the studied 
converter. Typical gate-source capacitance of the Mosfet 
transistor is about several ten pico farades then is 
ignorable. Specially since the derived model is valid up to 
half of the switching frequency this ignored capacitor 
cannot insert any considerable error to the final model.  
Fig. 7 depicts the simplified dc model of the actual 
network with the averaged resistances moved to the 
inductor branch. Phrase VF is the diode forward voltage, 
rF is the diode on resistance, rDS is the Mosfet resistance, 
D is the duty cycle of switching signal. S', D' and L' 
denote the switch, diode and inductor nodes of actual 
network respectively.  The reflection rules can be applied 
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to move the parasitic components from one branch to 
another with considering the energy conservation law. 
Total resultant resistance is symbolized by phrase r. 
 
 
Figure 6 Switching network circuit 
 
 
Figure 7 Simplified network with parasitic parts 
 
Only dc and the low frequency components are of 
interest when studying control aspects of PWM 
converters. This is because the control signals of the 
closed loop PWM converters consist of dc and low 
frequency components. Consequently, low frequency 
components could be used to characterize the dynamics of 
PWM systems [13]. The large signal model of this 
network is visible in Fig. 8. 
 
 
Figure 8 Large signal model of switch network 
 
Where r could be stated by Eq. (4). 
 
.)1( LFDS
2 rRDrnDr +++⋅=                                         (4) 
 
Linearization of the large signal averaged model at a 
given operating point can be performed by expanding the 
equations to Taylor’s series and neglecting the higher 
order terms that are expressed by Eq. (5) and Eq. (6). By 
supposing the small signal criterion, neglecting the minor 
terms will insert only 1 % error into the modelling 
process. (For example it is supposed that il is about 0,01 
of IL.)  
 
,dd))(( 0lLlLlLLT iIDiDIiIdDid +++=++=⋅       (5) 
 
.dd))(( 0sdSDsdSDsdSDSDT vVDvDVvVdDvd +++=++=⋅ (6) 
 
Fig. 9 contains both dc and small signal dependent 
sources. According to Shannon’s sampling theorem the 
yielded dynamic model is valid up to fS/2 [14]. 
 
 
Figure 9 Averaged dc and small signal model 
 
4 Replacing the model in the converter body 
 
By replacing the switch model in converter body, one 
can derive the dc and small signal transfer functions of 
audio-success-ability and control-to-output as illustrated 
in Fig. 9. To study the dynamic behaviour of the inverter, 
output voltage response to step change in input voltage 
and duty cycle are also given. DC model can be derived 
by setting to zero the ac sources. 
Now, small signal model can be derived by setting to 
zero the dc source in Fig. 9 as is depicted in Fig. 10. 
Small signal audio-success-ability transfer function could 
be deduced by eliminating the d∙V’I in Fig. 10 which is 
stated in Eq. (8) and Eq. (9). 
 
 
Figure 10 Small signal model of the converter 
 
Considering Eq. (7), 
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K1, Q − factor and natural frequency are stated in the 
following equations: 
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Similarly, it is easy to determine the small signal 
control-to-output (duty cycle-to-output) voltage transfer 
function by setting to zero the D∙v’i source in Fig. 10 as 
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Fortunately, control-to-output transfer function has no 
right half plane zero that is seen in boost and buck-boost 
types [15]. Damping ratio can be determined using 
)2(1 Q=ξ . The delay td introduced by a power transistors 
driver and pulse width modulator on the duty cycle can be 
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5 Experimental results 
 
Experimental test setup is indicated in Fig. 11. Circuit 
main components value is tabulated in Tab. 1. Also, by 
considering (11) and (21), Bode plot of small signal 
transfer functions of audio-success-ability and control-to-
output are depicted in Figs 12 and 13. An external resistor 
is added to capacitor ESR, first to protect the diode bridge 
from starting surge current and second to increase the 
transfer function zero frequency. Small signal model 
results are valid up to half of switching frequency. For 
this case, f’s1 is equal to 2fs1, thus Fig. 12 and Fig. 13 data 
are reliable at frequencies between 0 kHz to 50 kHz. 
Phase margin of audio-success-ability is +95° and for 
control-to-output case is 180° approximately. 
Since the delay time produced by switching transistor 
is very low (for example it is about several micro 
seconds), therefore its influence will appear only in 
frequency ranges above the switching frequency, so it is 
negligible. 
Audio-success-ability function decreases from 0 dB 
then its gain margin has negative value, also its phase 
curve never reaches −180°, thus there is not any concern 
for unstability condition that may be caused by source 
voltage disturbance. Control-to-output function bode plot 
is depicted in Fig. 13, its phase margin is about +90° that 
makes a good stable boundary against the duty cycle 
changes. Typical value of duty cycle is 0,2 to 0,8. 
 
Table1 Circuit components value 
Symbol Description Value 
VF Diode threshold voltage 0,6 V 
RF Diode forward 0,075 Ω 
rDS MOSFET on-resistance 0,02 Ω 
L Inductor value 40 μH 
rL ESR* of inductor 0,08 Ω 
C Middle capacitor value 68 μF 
rC ESR* of capacitor 0,33 Ω** 
N Switching transformer turn ratio 40 
fS1 Push-Pull switching frequency 50 kHz 
D1 Push-Pull duty cycle 0,7 
td Estimated delay time 5 μs 
fS2 Full-Bridge block frequency 50 Hz 
D2 Full-Bridge block duty cycle 0,5 
RL Load resistance 450 Ω 
* Equivalent Series Resistance, ** externally added resistor is 0,22 Ω 
 
 









































Figure 12 Small signal transfer function of audio-success-ability 
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According to Tab. 1, converter components value is 
selected so that its dynamic response stays in the over 
damped regime (ξ>1). Since any over shoot of V'o may 
exceed from transistor and diode breakdown voltage and 
damages them. Fig. 14 shows the Mosfet gate signals of 
T1 and T2. This figure and consequent ones are traced 
using analogy Leader type oscilloscope. Inverter output 
voltage is depicted in Fig. 15. The transient component of 
the output voltage of inverter is given by Eq. (19), where 
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Figure 13 Small signal transfer function of control-to-output 
 
 
Figure 14 T1 and T2 gate signals 
 
 
Figure 15 Inverter output voltages 
 
Figs. 16 and 17 show the transient response of output 
voltage V'o to a step change of input voltage (12 → 12,7 
V). This corresponds to a step change in small signal Vi 
from 0 to 0,7 V for the experimental and modelling cases.  
 
 
Figure 16 V’o changes when Vi steps from 0 to 0,7 V (Experiment) 
 











Figure 17 V’o changes when Vi steps from 0 to 0,7 V (Modelling) 
 
Similarly to Eq. (19) one can deduce the transient 
response of the converter output voltage to step change of 
the duty cycle which is expressed by Eq. (20). 
 
)]([)()()()( 1 svtvshsdsv oodvo o
−
− =⇒×∆= ζ       (20) 
 
 
Figure 18 V’o responses to a temporary step change in d (Experiment) 
 
To have variation, in this case, duty cycle changes 
from 0,7 to 0,6 and endures 7 ms in this state, then returns 
to prior value which is stated by Eq. (21), Eq. (22) and 
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Time(Sec) 
Volts 
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Figure 19 V’o response to a temporary step change in d (Modelling) 
 
6 Current mode control modelling 
 
Current mode push-pull converter is studied here to 
better reveal the proposed model benefits. This control 
method contains two loops: an inner current loop and an 
outer voltage loop. The technique is called current mode 
control because the inductor current is directly controlled, 
whereas the output voltage is controlled only indirectly by 
the current loop. The key feature of this method is that the 
inner loop changes the inductor into a voltage dependent 
current source at frequencies lower than the crossover 
frequency of current loop. Converter overall schematic is 
depicted in Fig. 20. 
 
 
Figure 20 Current mode controlled push-pull converter 
 




RB1 1 kΩ C1 220 pF 
RB2 99 kΩ C2 4,7 nF 
R1 1 kΩ C3 0,1 nF 
R2 100 kΩ Vref 3,1 V 
R3 2,2 kΩ Vcmp 1 VDC 
R4 100 kΩ Vtri 5 V, 50 kV 
R5 100 kΩ Limiter 0 ÷ 2,5 V 
 
The duty cycle is determined by the time instants at 
which the inductor current reaches a threshold signal built 
by voltage compensator. Components of converter power 
stage are the same as in Tab. 1 and the components of 
control sub-circuit are stated in Tab. 2. 
 
 
Figure 21 Block diagram of the studied converter 
 
Fig. 21 shows the block diagram of this converter. 
The action of the current loop is similar to that of a 
sample and holds circuit which is a nonlinear time 
varying system. Hcv, Hci and Hm are the transfer functions 
of voltage compensator, current compensator and 
modulator stage as stated by Eqs. (23) ÷ (25). Also KB 
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Fig. 22 shows the bode plot of current loop transfer 
function denoted by Ti. Its phase margin is about 70° and 
therefore guarantees a good stability condition. Current 
loop function is expressed in Eq. (27). 
 
).()()()()( shsHsHsHKsT dovmcicvBi −××××=         (27) 
 
Fig. 23 shows the converter output voltage at the 
start-up instant. Simulation and modelling results are 
denoted by "sim" and "mdl" tags respectively.  
Fig. 24 shows the converter output voltage in the 
output load disturbance condition. Here, the output load 
increases from 300 W to 450 W at t = 20 ms. As you see, 
it proves a good voltage stabilization capability of the 
designed control circuit.  
Fig. 25 exhibits the condition where the reference 
voltage changes and enforces the output voltage to step-
up from 310 V to 340 V. As you see, the modelling result 
is in accordance with the simulation result. 
Time(Sec) 
Volts 
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Figure 22 Current loop transfer function bode plot 
 
 
Figure 23 Comparison of simulation and modelling results for the 
converter output voltage 
 
 
Figure 24 Output voltage when the load changes from 300 W to 450 W 
 
 




In this paper, a schema of a two stage single phase 
inverter is presented and a methodology to get the dc and 
ac small signal transfer functions of audio-success-ability 
and control-to-output is proposed with parasitic elements 
consideration. This method is based on the averaged 
switch network model, then this method advantages in 
comparison with usual state-space averaging method is 
discussed. Parasitic elements consideration helps the 
designer to better estimate the quiescent point and 
dynamic response of the converter. Besides, a current 
mode controller is designed and simulated. Results 
demonstrate certain conformity of this model. Finally, 
experimental results for the given 12 Vdc to 220 Vac 
inverter prove the validity and accuracy of this technique. 
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